

Value Prediction and Value Reuse Reading List

1. A. DeWitt and T. Gross; "The Potential of Thread-Level Speculation based on Value Profiling"; Workshop on Interaction between Compilers and Computer Architecture, 1998
2. A. Gonzalez, J. Tubella, and C. Molina; "The Performance Potential of Data Value Reuse"; University of Politecnica of Catalunya Technical Report: UPC-DAC-1998-23
3. A. Huang and J. Shen; "A Limit Study of Local Memory Requirements Using Value Reuse Profiles"; International Symposium on Microarchitecture, 1995
4. A. Moshovos and G. Sohi; "Read-After-Read Memory Dependence Prediction"; International Symposium on Microarchitecture, 1999
5. A. Sodani and G. Sohi; "An Empirical Analysis of Instruction Repetition"; International Conference on Architectural Support for Programming Languages and Operating Systems, 1998
6. A. Sodani and G. Sohi; "Dynamic Instruction Reuse"; International Symposium on Computer Architecture, 1997
7. B. Black, B. Mueller, S. Postal, R. Rakvic, N. Utamaphethai, and J. Shen; "Load Execution Latency Reduction"; International Conference on Supercomputing, 1998
8. B. Calder, G. Reinman, and D. Tullsen; "Selective Value Prediction"; International Symposium on Computer Architecture, 1999
9. B. Fields, S. Rubin, and R. Bodik; "Focusing Processor Policies via Critical-Path Prediction"; International Symposium on Computer Architecture, 2001
10. B. Rychlik, J. Faistl, B. Krug, A. Kurland, J. Sung, M. Velev, and J. Shen; "Efficient and Accurate Value Prediction Using Dynamic Classification"; Carnegie Mellon University Technical Report: CMuART-1998-01, 1998
11. B. Rychlik, J. Faistl, B. Krug, and J. Shen; "Efficacy and Performance Impact of Value Prediction"; International Conference on Parallel Architectures and Compilation Techniques, 1998
12. B. Rychlik, M. Lipasti, and J. Shen; "Experimental Characterization of Value Locality"; Carnegie Mellon University Technical Report: CMuART-1997-04, 1997
13. C. Chen and A. Wu; "Microarchitecture Support for Improving the Performance of Load Target Prediction"; International Conference on Computer Design, 1997
14. C. Chi, C. Cheung, and J. Yuan; "Cyclic Dependence Based Data Reference Prediction"; International Conference on Supercomputing, 1999
15. C. Fu, M. Jennings, S. Larin, and T. Conte; "Value Speculation Scheduling for High Performance Processors"; International Conference on Architectural Support for Programming Languages and Operating Systems, October 1998
16. C. Molina, A. Gonzalez, and J. Tubella; "Dynamic Removal of Redundant Computations"; International Conference on Supercomputing, 1999
17. D. Citron and D. Feitelson; "Accelerating Multi-Media processing by Implementing Memoing in Multiplication and Division Units"; International Conference on Architectural Support for Programming Languages and Operating Systems, 1998
18. D. Citron and D. Feitelson; "Hardware Memoization of Mathematical and Trigonometric Functions"; Hebrew University of Jerusalem Technical Report: 2000-5
19. D. Citron and D. Feitelson; "The Organization of Lookup Tables for Instruction Memoization"; Hebrew University of Jerusalem Technical Report: 2000-4

20. D. Ortega, I. Martel, V. Krishnan, E. Ayguade, and M. Valero; "Quantifying the Benefits of SPECint Distant Parallelism in Simultaneous Multithreading Architectures"; International Conference on Parallel Architectures and Compilation Techniques, 1999
21. D. Tullsen and J. Seng; "Storageless Value Prediction Using Prior Register Values"; International Symposium on Computer Architecture, 1999
22. E. Morancho, J. Llberia, and A. Olive; "Looking at History to Filter Allocations in Prediction Tables"; International Conference on Parallel Architectures and Compilation Techniques, 1999
23. F. Gabbay and A. Mendelson; "Can Program Profiling Support Value Prediction"; International Symposium on Microarchitecture, 1997
24. F. Gabbay and A. Mendelson; "Improving achievable ILP through value prediction and program profiling"; Microprocessors and Microsystems, Vol. 22. No. 6, November 30, 1998; Pages 315–332
25. F. Gabbay and A. Mendelson; "The Effect of Instruction Bandwidth on Value Prediction"; International Symposium on Computer Architecture, 1998
26. F. Gabbay and A. Mendelson; "Using Value Prediction to Increase the Power of Speculative Execution Hardware"; ACM Transactions on Computer Systems, Vol. 16, No. 4, August 1998; Pages 234–270
27. I. Martel, D. Ortega, E. Ayguade, and M. Valero; "Increasing Effective IPC by Exploiting Distant Parallelism"; International Conference on Supercomputing, 1999
28. J. Gonzalez and A. Gonzalez; "Control–Flow Speculation through Value Prediction for Superscalar Processors"; International Conference on Parallel Architectures and Compilation Techniques, 1999
29. J. Gonzalez and A. Gonzalez; "Data value speculation in superscalar processors"; Microprocessors and Microsystems, Vol. 22. No. 6, November 30, 1998; Pages 293–301
30. J. Gonzalez and A. Gonzalez; "The Potential of Data Value Speculation to Boost ILP"; International Conference on Supercomputing, 1998
31. J. Huang, Y. Choi, and D. Lilja; "Improving Value Prediction by Exploiting Operand and Output Value Locality"; University of Minnesota Technical Report: HPPC–99–06, 1999
32. J. Huang and D. Lilja; "Exploiting Basic Block Locality with Block Reuse"; International Symposium on High Performance Computer Architecture, 1999
33. J. Huang and D. Lilja; "Exploiting Basic Block Value Locality with Block Reuse"; University of Minnesota Technical Report: HPPC–98–09, 1998
34. J. Huang and D. Lilja; "Improving Instruction–Level Parallelism by Exploiting Global Value Locality"; University of Minnesota Technical Report: HPPC–98–12, 1998
35. J. Oplinger, D. Heine, and M. Lam; "In Search of Speculative Thread–Level Parallelism"; International Conference on Parallel Architectures and Compilation Techniques, 1999
36. J. Parcerisa and A. Gonzalez; "Reducing Wire Delay Penalty through Value Prediction"; International Symposium on Microarchitecture, 2000
37. J. Yang and R. Gupta; "Energy–Efficient Load and Store Reuse"; International Symposium on Low Power Electronics and Design, 2001
38. J. Yang and R. Gupta; "Load Redundancy Removal through Instruction Reuse"; International Conference on Parallel Processing, 2000

39. J. Yi, R. Sendag, and D. Lilja; "Increasing Instruction-Level Parallelism with Instruction Precomputation"; University of Minnesota Technical Report: ARCTiC 01-03, 2001
40. J. Yi and D. Lilja; "An Analysis of the Potential for Global Level Value Reuse in the SPEC95 and SPEC2000 Benchmarks"; University of Minnesota Technical Report: ARCTiC 01-01, 2001
41. K. Lepak and M. Lipasti; "On the Value Locality of Store Instructions"; International Symposium on Computer Architecture, 2000
42. K. Lepak and M. Lipasti; "Silent Stores for Free"; International Symposium on Microarchitecture, 2000
43. K. Wang and M. Franklin; "Highly Accurate Data Value Prediction using Hybrid Predictors"; International Symposium on Microarchitecture, 1997
44. L. Codrescu, D.S. Wills, and J. Meindl; "Architecture of the Atlas Chip-Multiprocessor: Dynamically Parallelizing Irregular Applications"; Georgia Tech University Technical Report: PICA 6-99, 1999
45. L. Codrescu, D.S. Wills, and J. Meindl; "Architecture of the Atlas Chip-Multiprocessor: Dynamically Parallelizing Irregular Applications"; IEEE Transactions on Computers, Vol. 50, No. 1, January 2001; Pages 67-82
46. L. Codrescu and D.S. Wills; "Architecture of the Atlas Chip-Microprocessor: Dynamically Parallelizing Irregular Applications"; International Conference on Computer Design, 1999
47. L. Codrescu and D.S. Wills; "Improving Value Prediction Accuracy with Global Correlation"; Georgia Tech University Technical Report: PICA 10-98, 1998
48. M. Azam, P. Franzon, and W. Liu; "Low Power Data Processing by Elimination of Redundant Computations"; International Symposium on Low Power Electronics and Design, 1997
49. M. Burtscher and B. Zorn; "Exploring Last n Value Prediction"; International Conference on Parallel Architectures and Compilation Techniques, 1999
50. M. Lipasti, C. Wilkerson and J. Shen; "Value Locality and Load Value Prediction"; International Conference on Architectural Support for Programming Languages and Operating Systems, 1996
51. M. Lipasti and J. Shen; "Approaching 10 IPC via Superspeculation"; Carnegie Mellon University Technical Report: CMUCSC-97-1, 1997
52. M. Lipasti and J. Shen; "Exceeding the Dataflow Limit via Value Locality"; International Symposium on Microarchitecture, 1996
53. M. Lipasti and J. Shen; "Exploiting Value Locality to Exceed the Dataflow Limit"; International Journal of Parallel Programming, Vol. 28, No. 4, August 1998; Pages 505-538
54. M. Lipasti and J. Shen; "Superspeculative Microarchitecture for Beyond AD 2000"; IEEE Computer, Vol. 30, No. 9, September 1997; Pages 59-66
55. M. Lipasti and J. Shen; "The Performance Potential of Value and Dependence Prediction"; Euro-Par 1997
56. M. Martin, D. Sorin, H. Cain, M. Hill, and M. Lipasti; "Correctly Implementing Value Prediction in Microprocessors that Support Multithreading or Multitasking"; International Symposium on Microarchitecture, 2001
57. N. Weinberg and D. Nagle; "Dynamic Elimination of Pointer-Expressions"; Carnegie Mellon University Technical Report: CMuART-1998-02, 1998
58. N. Weinberg and D. Nagle; "Dynamic Elimination of Pointer-Expressions";

- International Conference on Parallel Architectures and Compilation Techniques, 1998
- 59.P. Marcuello, J. Tubella, and A. Gonzalez; "Value Prediction for Speculative Multithreaded Processors"; International Symposium on Microarchitecture, 1999
- 60.Q. Zhao and D. Lilja; "Compiler-Directed Static Classification of Value Locality Behavior"; University of Minnesota Technical Report: ARCTiC 00-07, 2000
- 61.R. Bodik, R. Gupta, and M. L. Soffa; "Load-Reuse Analysis: Design and Evaluation"; Conference on Programming Language Design and Implementation, 1999
- 62.R. Gupta and R. Bodik; "Register Pressure Sensitive Redundancy Elimination"; International Conference on Compiler Construction, 1999
- 63.R. Sathe, K. Wang, and M. Franklin; "Techniques for performing highly accurate data value prediction"; Microprocessors and Microsystems, Vol. 22. No. 6, November 30, 1998; Pages 303-313
- 64.S. Lee, Y. Wang, and P. Yew; "Decoupled Value Prediction on Trace Processors"; International Symposium on High Performance Computer Architecture, 2000
- 65.S. Oberman and M. Flynn; "On Division and Reciprocal Caches"; Stanford University Technical Report CSL-TR-95-666, 1995
- 66.S. Onder and R. Gupta; "Load and Store Reuse Using Register File Contents"; International Conference on Supercomputing, 2001
- 67.S. Richardson; "Caching Function Results: Faster Arithmetic by Avoiding Unnecessary Computation"; Sun Microsystems Laboratories Technical Report SMLI TR-92-1, 1992
- 68.T. Nakra, R. Gupta, and M.L. Soffa; "Global Context-Based Value Prediction"; International Symposium on High-Performance Computer Architecture, 1999
- 69.T. Nakra, R. Gupta, and M.L. Soffa; "Value Prediction in VLIW Machines"; International Symposium on Computer Architecture, 1999
- 70.Y. Choi, J. Yi, J. Huang, and D. Lilja; "Improving Value Prediction by Exploiting Both Operand and Output Value Locality"; University of Minnesota Technical Report: ARCTiC 00-09, 2000
- 71.Y. Sazeides and J. Smith; "Modeling Program Predictability"; International Symposium on Computer Architecture, 1998
- 72.Y. Sazeides and J. Smith; "The Predicatibility of Data Values"; International Symposium on Microarchitecture, 1997
- 73.Y. Wang; "Decoupled Value Prediction on Trace Processors"; University of Minnesota, M.S. Thesis
- 74.Y. Wu, D. Chen, and J. Fang; "Better Exploration of Region-Level Value Locality with Integrated Computation Reuse and Value Prediction"; International Symposium on Computer Architecture, 2001
- 75.Y. Zhang, J. Yang, and R. Gupta; "Frequent Value Locality and Value-Centric Data Cache Design"; International Conference on Architectural Support for Programming Languages and Operating Systems, 2000